VerilogHDL



Module Structure





Basic Modeling structure

module module_name(port_list);

port declarations

data type declarations

circuit functionality

endmodule

- Begins with keyword module and ends with keyword endmodule
- Case –sensitive
- All keywords are lowercase
- Whitespace for readability
- Semicolon is the statement terminator
- // single line comment
- /*...*/ Multiline comment



Modules and Ports



- Module name includes port list
- Port types
 - Input
 - Output
 - inout
- Port declarations

ort type> <port name>



First Exercise – Gate level

- Develop the Boolean function of output
- Draw the circuit with logic gates/primitives
- Connect gates/primitives with net (usually wire)
- write HDL description



Primitives

- Primitives are modules ready to be instanced
- Verilog build-in primitive gate
 - -and, or, xor, nand, nor, xnor
 - <prim_name>< inst_name>(out0, in0, in1,....);
 - -not, buf
 - <prim_name>< inst_name>(out0, out1, ..., in0);



Gate-level Modeling

Examples



endmodule



Data Types

- Value set
- Nets
- Registers
- Vectors
- Integer & Real
- Strings
- Arrays
- Memory



Value Set

- 0 Logic zero, false condition
- 1 Logic one, true condition
- x Unknown logic value
- z High Impedance, floating state

Strength Level	Туре	Degree
supply	Driving	strongest
strong	Driving	
pull	riving	•
large	Storage	
weak	Driving	
medium	Storage	
small	Storage	
highz	High Impedance	weakest



Vectors

- Multiple bit widths
- Nets or reg data types can be declared as vectors

```
input a; // scalar net variable, default
wire a;
```

input [3:0] a; // 4-bit signal
wire [7:0] bus; // 8-bit bus

- Vectors can be declared as
 - [high# : low#]
 - [low# : high#]





		i1			
	and	0	1	х	z
	0	0	0	0	0
i2	1	0	1	х	х
	х	0	x	х	x
	z	0	x	x	x

0

0

1

х

х

0

1

х

z

i1

1

1

1

х

х

1

x

x

z

х

1

х

x





nand

			1	1	
	nand	0	1	х	z
	0	1	1	1	1
i2	1	1	0	х	х
	х	1	x	x	х
	z	1	x	x	x



nor

			i	1	
	nor	0	1	х	z
	0	1	0	x	x
i2	1	0	0	0	0
	x	x	0	x	х
	z	x	0	x	x





buf	in	out
	0	0
	1	1
	x	х
	z	х

н



not	in	out
	0	1
	1	0
	x	x
	z	x

• Keywords: **buf** not



•bufif / notif

•additional control signals on **buf** and **not** gates

bufif1	notif1
bufif0	notif0

•gates propagate only if their control signal is asserted

•propagate z if their control signal is deasserted





श्रदावान लभने ज्ञानम

Examples







Examples





Stimulus block

```
module stimulus;
// Declare variables to be connected to inputs
reg INO, IN1, IN2, IN3;
req S1, S0;
// Declare output wire
wire OUTPUT;
// Instantiate the multiplexer
mux4 to 1 mymux(OUTPUT, INO, IN1, IN2, IN3, S1, S0);
// Stimulate the inputs. Define the stimulus module(no ports)
initial
begin
// set input lines
INO = 1; IN1 = 0; IN2 = 1; IN3 = 0;
#100 S1 = 0; S0 = 0;
#100 S1 = 0; S0 = 1;
#100 S1 = 1; S0 = 0;
#100 S1 = 1; S0 = 1;
end
```



endmodule

Dataflow Modeling

