## 16PE713 FPGA Based System Design

Name: <b>SOLUTION</b>	16PE/13 FPG	16PE/13 FPGA Based Sy			ystem Design		Reg. No:
Quiz #4							18 <sup>th</sup> Jun 2018
All ports by default are     a) reg	b) inout			c)	wire	S	d) latches
Inout ports must always be a) reg	b) trireg			c)	wire	s	d) net
Which is used to introduce d     a) Inverter	elays in circuit? b) xor gate			c)	buffe	er	d) flip-flops
<ul> <li>4. The left hand side of procedural continuous assignment can be</li> <li>a) Register or concatenation of registers</li> <li>b) Net or concatenation</li> <li>c) Can be both registers or nets</li> <li>d) Array of registers</li> </ul>						of nets	
5. For the diagram given below choose the correct answer  a) Propagate z if cntrl is asserted b) Propagate z if cntrl is deasserted c) Propagate 1 if cntrl is asserted d) Propagate 1 if cntrl is deasserted							
Verilog HDL uses     a) two-value logic	b) four-value lo	ogic		c)	bina	ry logic	d) six-value logic
7. A model that describes the logic gates and the connections between logic gate a) switch-level b) gate-level c) data flow level						es in a design is d) behavioral level	
8. Which of the following is not a primitive gate? a) and b) bufif0 c) mux							d) nor
9 is a basic which a) module b) port	communicates e		nally nets		ough	input, output, ar	nd bidirectional ports. d) registers
10. Complete the resolution table below for a 2-input NOR gate.							
		0	1	Х	Z		
	0	1	0	х	х		
	1	0	0	0	0		
	X	x	0	х	х		
	Z	х	0	х	х		